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ABSTRACT
Gallium Arsenide (GaAs) circuits are largely immune to slowly accumulated
radiation doses and therefore do not need the shielding required by complementary metal
oxide semiconductor (CMOS) devices. This attribute renders GaAs circuits particularly
attractive for space craft and military applications.
however, it has been shown that GaAs circuits with short gate lengths are
excessively susceptible to single event upsets (SEU) due to enhanced charge collection at
the edges of the gate called "edge effect".
This thesis studies the SEU problem in two parts. Extensive computer modeling
and simulation of a charged particle passing through various transistors of a low power,
two-phase dynamic metal semiconductor field effect transistor (MESFET) logic (TDFL)
test chip is conducted using HSPICE in the first part. In the second part, new GaAs logic
topologies are developed, simulated, and laid out on an integrated circuit which require
less power than directly coupled MESFET logic (DCFL) and should be less susceptible to
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Gallium arsenide (GaAs) integrated circuits can operate at significantly higher
frequencies than comparable circuits fabricated in silicon. GaAs circuits can also tolerate
much higher total dose levels of ionizing radiation than silicon. (Approximately 10' rads
for GaAs vs. 106 rads for CMOS) [Ref. 1, p. 126]
When exposed to ionizing radiation, a positive space charge develops in the
insulating layers and along the Si-SiO2 boundaries of a silicon device. This causes an
increase in leakage currents and a shift in the gate threshold voltage levels of the device,
which eventually results in device failure. [Ref. 1, p. 125] CMOS devices are particularly
sensitive to this type of failure and therefore must be shielded when used in an area where
radiation exposure can occur.
GaAs circuits are largely immune to these slowly accumulated radiation doses and
therefore do not need the shielding required by CMOS devices. This attribute renders
GaAs circuits particularly attractive for space craft and military applications. [Ref. 2]
However, it has been shown that GaAs circuits with short gate lengths (on the
order of one micron) are excessively susceptible to single event upsets due to enhanced
charge collection at the edges of the gate called "edge effect". [Ref. 3]
The single event upset phenomenon (SEU) is a transient error induced in an
integrated circuit which arises from a-particles, (protons), or heavy ions striking an
individual cell or logic element. If in the vicinity of a transistor, the resulting charge
deposition can be sufficient to cause a deviation from its designed logic value which then
causes a change of state in subsequent bistable circuitry. [Ref 1, p. 127]
It is important to note that the continuing trend toward increased switching speeds,
sub-micron device sizes, and decreased capacitance, increases the probability of a SEU in
an integrated circuit. Understanding the behavior of charge dynamics in GaAs circuits
subjected to ionizing radiation could lead to circuit topologies and system architectures
that are less sensitive to SEUs.
Chapter II of this thesis will present the results of extensive computer modeling
and simulation of a charged particle passing through various transistors of a low power,
two-phase dynamic FET logic test chip. Results of the simulations will then be compared
to picosecond-laser induced charge collection measurements taken at various points in the
circuit. The purpose of the simulations was to provide a benchmark which could be used
for further GaAs circuit development. Using the computer simulations, SEU tolerance
could be estimated, allowing various circuit layouts and modifications to be evaluated
prior to submitting the design for fabrication.
In addition to SEU susceptibility, static GaAs circuits such as direct-coupled FET
logic (DCFL) present the problem of excessive power consumption, typically 0.5
mW/gate. [Ref. 4] VLSI (very large scale integration) implementation of GaAs circuits is
therefore limited in part by the number of gates that can be included on chip while
operating within an acceptable temperature range.
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The primary explanation for the power dissipation problem in GaAs circuits is the
fact that p-channel FETs are not used as pull-up transistors as they are in CMOS circuits
because they are much slower than GaAs nfets. Parasitic capacitance also plays a major
role in power dissipation at high frequencies. However, since the dielectric con'ant of the
undoped GaAs substrate is very low, and because it is semi-insulating, parasitic
capacitance does not play as great a role in power dissipation as it does in most CMOS
devices. (see Figure 1) [Ref 5]
Source Gate Drain
semi-insulating GaAs substrate
Figure I MESFET Cross-section
The cross-section of a typical GaAs n-type MESFET is shown in Figure 1. The
gate is composed of Schottky barrier metal and is laid directly over the active region of the
transistor. The channel of an enhancement mode MESFET is normally "off' and requires
a positive voltage to be applied to the gate for channel conduction to occur. Depletion
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mode MESFETS, on the other hand, are normally "on" and require a negative gate
voltage in order to turn them "off'. The amount of current that flows through the channel
(marked with an "n" in figure one in reference to its moderate doping level) when there is
a voltage differential between the drain and source depends upon the amount of voltage
applied to the gate in addition to the length ("L" in Figure 1) and width of the gate itself
The lack of a fast pull-up transistor with an opposite gate threshold voltage to that
of the pull-down nfet transistor precludes the implementation of a complimentary GaAs
MESFET logic circuit with low static power dissipation. In order to present a "low" logic
output to a succeeding gate, one commonly used logic family called "directly coupled
MESFET logic" (DCFL) employs circuits which dissipate power by sinking current for the
duration of the "low" output state.
With this in mind, efforts to develop GaAs circuits with a low static power
consumption have led to a new family of logic called "two-phase dynamic FET logic"
(TDFL) which achieves its result through the use of non-overlapping clocks. [Ref 4]
Typical operation of a TDFL inverter is as follows. (Refer to Figure 2) One phase
of the negative valued clock is used to turn on a depletion mode transistor whose drain is
attached to Vdd and source is attached to the output node, causing a charge to be stored
on the output node of the inverter. At the same time, the input value is passed through a
clocked dfet to the gate of an enhancement mode fet. A third dfet is attached between the
output node and the drain of the enhancement mode fet whose source is attached to
ground. The second phase of the clock is applied to the gate of the third dfet which
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discharges.Lhe output node to "0" iflthe input was a " I ". IfIthe input was a "0" the
enhancement mode FEDT remains off'and the outplt n0(o(e remaills charged at " I
MI.2
'Vdd I
by~0Q2 046 0 D D
M2 it)
O12 i
Figure 2 Schematic Diagram of TDFL Test Structure




Figure 3 Non-overlapping Two-phase Clock
The TDFL family of logic was the subject of the testing and computer simulation
discussed in chapter two. There it is shown that, while TDFL requires a very low power
budget compared to other GaAs logic families, it too suffers from a high susceptability to
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SEUs. Chapter Ill presents alternative circuit designs which attempt to exploit the
knowledge gained from the SEU testing discussed in Chapter II. The viability of the new
circuits was tested using HSPICE [Ref 6]. Balanced noise margins were then achieved in
the new logic gates by adjusting the gate lengths and widths of the various transistors
used.
Chapter IV illustrates the design layout of the experimental chip. The layout was
verified using HSPICE to complete a pad-to-pad simulation of each device.
Finally, in Chapter V, comments and conclusions are discussed and
recommendations for further research are presented.
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II. SEU SIMULATION USING HSPICE
A. BACKGROUND
Gallium Arsenide, a IlI-V compound semiconductor, derives its properties from
the third and fifth columns of the periodic table. The major physical characteristic .hat
makes its use attractive in integrated circuit fabrication is the speed at which electrons
move within the semiconductor. Electron mobility in n-type GaAs is up to ten times that
of silicon. [Ref 5]
Another significant benefit of fabricating integrated circuits in GaAs is their
inherent tolerance to total dose radiation. [Ref 1] Space craft and military devices must
operate reliably in this type of an environment for long periods of time, and could
therefore benefit from this intrinsic radiation hard quality through reduced shielding costs
and increased life expectancy of onboard electronics.
Although GaAs devices have a much higher total dose tolerance than silicon
devices, when they are exposed to ionizing radiation, a reliability problem is introduced.
The problem manifests itself in the form of a single event upset (SEU). As circuit
dimensions are reduced, the SEU problem is amplified. [Ref. 2]
Previous research involved firing a laser into GaAs dynamic logic circuits to induce
SEUs. The purpose of this portion of the research was to gather data which could be used
to develop SEU tolerant GaAs systems. Extensive evaluation of a test chip composed of
Two-Phase Dynamic Logic (TDFL) structures was completed using the laser testing
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method and the data was used as a basis for comparison in the computer modeling and
simulation-discussed in this report. [Ref. 7, 8]
The cost of developing a SEU tolerant gallium arsenide integrated circuit could be
greatly reduced in terms of time as well as money if the design could be modeled on a
computer to determine SEU sensitivity prior to fabrication. For this reason HSPICE, the
circuit simulation software package used to develop the chip which was used in the laser
testing was chosen to attempt simulation of SEUs in GaAs logic circuits [Ref. 6].
An ionizing particle creates electron-hole pairs when it penetrates the substrate of
a GaAs I.C. The charge which results can be modeled as a current source that takes
approximately 5 picoseconds to reach its maximum, after which it decays exponentially to
near zero in approximately 250 picoseconds. [Ref. 7] An example of the pulsed,
exponential current source used in the HSPICE simulations is shown in Figure 4.
B. METHOD AND RESULTS
A circuit description file was created for the TDFL test chip which was used in the
laser testing phase. A current source similar to that in Figure 4 was connected across each
transistor in the circuit. The four separate current source configurations tested for each
transistor consisted of connections between the gate and source, the gate and drain, the
source and drain, and the gate and substrate.
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Figure 4 Pulsed Exponential Current Source
In the cases where a single event upset could be: modeled, the minimum amount
of current required to induce the event was determined by iteratively dcreasing the pulse
magnitude until it reached a threshold value. A second factor in the simulation of the
SEU, pulse timing, was also considered.
Since TDFL relies upon clock signals to transfer charge from node to node, the
timing of the current pulse used to simulate the SEU was critical. The most sensitive
point for the current pulse to occur, relative to the inverter clocks, was therefore
determined by performing iterative simulations for each event.
Figure 5 shows a simulation of a single event upset of transistor Q3 with the
inducing current source attached to its source and drain. The input was held at a constant
I7.U -- - ........ ....... ..... ............................
0.6 volts which represents logic "1". The non-overlapping clocks are included as a
timing reference. The reference for a reliable "0" logic value for the simulations was
considered to be less than 0.1 volts. A reliable "1" was considered to be greater than 0.4
volts. Voltage outputs between 0.1 and 0.4 volts were considered metastable voltages
that could not be recognized reliably as a "0" or a "1" in the presence of noise by
subsequent logic gates m the circuit.
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Figure 5 SEU of Transistor Q3
Upon determination of the most sensitive timing and minimum amount of current
required to precipit. a single event upset in each transistor, the total charge required to
generate the SEU w. calculated.
This was accomplished by using HSPICE to simulate the sane current source
attached to an ideal capacitor. The asymptotic voltage limit of the charging capacitor
indicated the magnitude of the charge. (Q = CV) Figure 6 shows a comparison of the
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amount of charge required to generate an SEU with the current source connected to the
gate and drain (top curve) and then connected to the source and drain. (lower curve) This
is an indication of the fact that the exact point of impact of an ion with the transistor is as
critical as the amount of charge it deposits.
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Figure 6 Charge required to Precipitate a SEU of Q3
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Results of all of the simulations are shown in Table 1. Entries denoted by" ***"
indicate a configuration that did not produce a simulated SEU in HSPICE.
TABLE 1 SIMULATED CHARGE REQUIRED TO PRECIPITATE A SEU
Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8
Source 1.30 6.54 28.40 7.85 4.66 23.96 108.90 32.30
- Drain
Gate - ** ** 7.65 2,180.00 9.05 ** 34.70 3.71
Source
Gate - 1.30 6.54 7.65 4.80 3.71 23.96 108.90 3.00
Drain
Gate - ** ** ** 2,180.00 ** ** ** 3.71
Bulk
Charge in femtocoulombs. ** = No simulation for indicated configuration
The experimental data obtained through laser testing is shown in Table 2. The
letters correspond to the locations on the TDFL test chip of Figure 2 that were subjected
to laser testing.
TABLE 2 LASER INDUCED SEU RESULTS
G E J C IG2 IE2 J J2 IC2
Charge 54.20 37.60 20.90 30.00 20.90 100.10 1 15.00
Charge in femtocoulombs. ** = Could Not Cause a SEU
The data presented thus far indicates that TDFL circuits are highly susceptible to
SEUs. In the following chapter, two experimental logic topologies are introduced which
should be less sensitive to SEUs. The methods employed to affect this decreased
sensitivity include the reduction in the number of transistors required to implement a logic
function and a decreased emphasis on charge sharing.
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III. SEU TOLERANT GAAS CIRCUITS
A. PSUEDO-COMPLIMENTARY MESFET
LOGIC
The charge build up on the critical nodes of a GaAs circuit due to ionizing
radiation is the underlying cause of single event upsets. If the majority of the energy
imparted to a circuit by a potential SEU could be absorbed by the power source driving
the logic gate, it would be reasonable to assume that the event would have a much smaller
effect on the design performance of the circuit.
A new family of logic called Pseudo-Complimentary MESFET Logic (PCML) is
introduced here in which the output does not depend upon clocks to shift a stored charge
from one node to another as in TDFL. It consists of an all EFET design with
complimentary output nodes, either pulled all the way to the power rail or all the way to
ground by a transistor that is always turned on and operating in the saturation region with
a low channel resistance. This direct path to the designed logic value provides a means of
shunting charge imparted to the device by a potential SEU. Also, the transistors that are
turned off are completely cut off. Individual logic gates, their design specifications, and
theory of operation are described. All of the standard logic functions (not, nand, nor) can
be constructed in this family. The operation of PCML gates is similar to that of silicon
CMOS in that there is no static flow of current from the power rail to ground. Power only
flows when the logic gate is changing states, greatly reducing total power consumption
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over DCFL circuits. The inputs and outputs are also directly compatible with existing
TDFL and-DCFL logic and the power rails are compatible with those of low voltage
silicon CMOS.
1. PCML INVERTER
The PCML inverter consists of four enhancement mode FETs. (see Figure 7)
In order to create the inverter, two transistors are attached in series. The remaining
source and drain are then attached to power and ground respectively. Complimentary
inputs are attached to the gate nodes and the output is taken from the shared node of the
transistor pair. The remaining two transistors are configured in a similar manner, with the









Figure 7 PCML Inverter
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The total voltage swing at the gate of the enhancement mode GaAs MESFETs
used in PC-ML is restricted to values between 0.0 volts and 0.6 volts. Due to the small
variation between its high and low values, very little room for error is afforded in terms of
translating a gate voltage to its corresponding binary logic value. It is therefore desirable
to have the output of a logic gate operate symmetrically around the median value of 0.3
volts. Achieving this result is called balancing the noise margins. It maximizes the noise
tolerance of the logic circuit and was considered an important factor in developing the
PCML family of circuits.
a. Determination of Noise Margins
The noise margins of a logic gate are parameters which define the amount of
noise voltage that can be tolerated at the input of a logic gate without affecting its output.
These parameters are divided into the low noise margin, NML, and the high noise margin,
NM,. [Ref. 9]
The low noise margin is defined as the voltage difference between the
maximum voltage of a driving gate's low output (VOL.) and the maximum voltage that
the input of the following gate will recognize as a low input (V,.).
NML= IV. - VO. I
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The high noise margin is defined as the voltage difference between the
minimum voltage of a driving gate's high output (VoH) and the minimum voltage that the
input of the following gate will recognize as a high input (V,.).
NMH= jI Vo 
- VII
GaAs circuits are restricted to a maximum voltage at the input of a gate of
approximately 0.6 volts. At approximately 0.6 volts, the Schottky barrier diode created at
the gate of the transistor begins to conduct heavily. This limitation precludes improved
noise immunity from being achieved by operating the device at higher voltages. A further
increase in gate voltage above 0.6 volts does not result in a significant increase in current
conduction through the channel of the transistor, and in fact only contributes to the
problem of power dissipation already inherent in GaAs circuits.
With GaAs EFETs, as with most low voltage integrated circuits, a relatively
small amount of noise can cause a transistor to inadvertently turn on or off. This
sensitivity magnifies the importanlce of closely balanced noise margins. The only part of
the fabrication process that can be altered by the design engineer that will effect the noise
margins is varying the size ratios of the pull-up and pull down transistors.
Multiple iterations were performed using HSPICE in order to determine the
transistor size ratio which would provide the best DC transfer characteristics in terms of
balanced noise margins for PCML gates. It was found that the most appropriate ratio for
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the gate dimensions of the pull-up transistor to that of the pull-down transistor for a
PCML logic gate is 12:1.
Figure 8 shows the DC transfer characteristic of a PCMI inverter with a
four inverter load on its output. The straight line represents a voltage source ramping
from an initial value of 0.0 volts to a final value of 0.6 volts. The curved line shows the
output of the inverter shifting as expected from 0.6 volts to 0.0 volts as the input ramps
up. It can be seen that the noise margins are very closely balanced by noting that the two
curves cross near 0.3 volts.
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Figure 8 DC Transfer Characteristic of a PCML Inverter II
Transient analysis of a DCFL inverter yielded an average delay time of 133
picoseconds. The transient analysis of the circuit, shown in Figure 9, illustrates the rise
and fall times of the complimnentary outputs of the PCML inverter.
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From Figure 9, average delay time of the PCML inverter is:
T.,=(t, + t(]/4 = 1235E-12 + 195E-121/4 = 108E-12 seconds
This is a twenty-three percent increase in speed over the DCFL inverter.
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Figure 9 Transient Analysis of PCMI Inverter
2. PCML NOR Gate
A schematic diagram of the PCMIL nor gate is shown in Figure 10. As 'n the
case of the inverter, complimentary outputs are generated which can be used to detect the
occurrence of a SEU by the use of a simple XOR gate. Operation of the logic gate is
similar to that of the inverter described above. The complimentary inputs are used to
turn on enhancement mode transistors which pull the output node completely to the






Figure 10 PCML NOR Gate
B. FOUR PHASE DYNAMIC MESFET LOGIC
(FDML)
Four phase dynamic MESFET logic (FDML) is similar to TDFL in that it is a
ratioless logic family which depends upon non-overlapping clock signals to shift charge
from node to node. The two main advantages of FDML over TDFL circuits are the
elimination of the pass transistor from the gate inputs and the generation of complimentary
outputs. The elimination of the pass transistor reduces the total number of transistors
required to generate complimentary outputs, thereby reducing the probability of a SEU.
19
The complimentary outputs enable the detection of a SEU through the use of an XOR
gate. The major disadvantages of FDML to TDFL are the use of a four phase clock and
the extra area required to route the complimentary inputs.
1. FDML Inverter
The FDML inverter consists of six transistors and two diodes. (see Figure 11)
The diodes are used to add capacitance to the output nodes of the gate in order to




Figure II FDML Inverter
The output of an FDML inverter with the complimentary inputs held constant is
shown in Figure 12. Only two of the four clock phases are shown for purposes of clarity.
20
Notice that both nodes charge to a logic value "1" while phase one of the clock is high.
When phase two of the clock goes high the charges stored on the output nodes assume
the opposite value of their respective inputs. A subsequent FDM.L gate would employ
clock phases three and four.
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Fig'ure 12 FDMI. Inverter Output -Inputs Held Constant
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2. FDML NOR Gate
The circuit shown in Figure 13 is a FDML NOR gate. The clock phases are







Figure 13 FDML NOR Gate
The simulations of the circuits discussed in this chapter illustrate the viability of
their design. Chapter IV illustrates the implementation of the experimental topologies on
an integrated circuit.
22
IV. INTEGRATED CIRCUIT LAYOUT
To further characterize and test the operation of the PCML and FDML circuits, a
test and evaluation integrated circuit was designed. In addition to the circuits shown in
the previous chapter, several other test structures were placed on the chip. The additional
circuits include DCFL circuits which implement the same logic as a means of comparison
for the PCML an FDML test structures.
A hierarchical approach was used to accomplish the actual layout of the
experimental integrated circuit to be fabricated. Individual gates were laid out and
extracted using MAGIC, and simulated using HSPICE to verify proper construction. [Ref
10] After all individual gate design was completed, the test circuits for each family of
logic were laid out by importing multiple instances of the basic gates and laying the
interconnect between them in the appropriate manner.
Following the layout and extraction of the test circuits, HSPICE was again used to
check the circuit for design errors. Finally, the test circuits were connected to their
respective input receivers, output drivers and pads. A final HSPICE simulation was done
from input pads to output pads for all circuits to assure proper layout and design prior to










Figure 14 PCML Inverter Schematic






Figure 16 PCML Nor Gate Schematic
Figure 17 PCML NOR Gate Layout
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Figure 18 PCML SW Test Circuit Schematic
Figure 19 PCML SEC Test Circuit Layout
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0
Figure 20 I'CMIL Master-Slave Flip-Flop Schematic
Figure 21 PCML Master-Slave Flip-Flop Layout
The PCML ring oscillator shown in Figure 23 will be used to verify the simulated
speed of PCML logic. Since the usable voltage swing at the gate of the enhancement
mode transistors used in PCML is only 0.0 volts- 0.6 volts, the voltage used on the power
rails could conceivably be reduced without affecting the output logic. One test to be
27
performed using the circuit will be to plot the maximum operatincu firequency of ('CNL ias
ilhe rail voltage is reduced. Ani advantage ol lowering the rail voltage Is at reductin Iin the
power dissipation of the circuit. The speed of the circuit should not be significantly
reduced as a result of thle loweringy the power rail voltage.
PC1I. Ring Oscillator
a00 8
Figure 22 PCMI. Ring Oscillater Schematic
FigureL 23PCL ig sclltr ayu
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B. DCFL CIRCUITS
DCFL test circuits shown here were included on the final layout of the chip so that
a basis of comparison, in terms of speed and power consumption, could be established




Figure 24 DCFL Inverter Schematic
Figure 25 DCFL Inverter Layout
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Vdd = 3. VoI ts
00 [= (AB)not
Gr ound
Figure 26 DCFL NOR Gate Schematic
- I _ _I_ _
Figure 27 DCFL NOR Gate Layout
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Figure 28 DCFL SEU Test Circuit Schematic
Figure 29 DCFJS SEU Test Circuit Layout
OCFL Mate Slave Floo-Floa
0
Figure 30 DCFL Master-Slave Flip-Flop Schematic
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Figure 31 DCFL Master-Slave Flip-Flop Layout
The DCFL ring oscillator layout shown in Figure 33 will be used to compare the
logic speed of DCFL to that of PCML.
........ .> O >.
0 0 0 0 0
00,
0 I
Figure 32 DCFL Ring Oscillator Schematic
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Figure 33 DCFL Ring Oscillator Layout
The four phase clock generation circuit required to drive the FDML circuits was
designed using DCFL with a clock signal that shifts between 0.0 volts and 0.6 volts. Since
the clock inputs of an FDML circuit are depletion mode FETS, they require a clock signal
with a low value of-l.2 volts to turn them "off'. Voltage level shifting logic (Figure 34)
was added to the output of the clock generation circuit in order to achieve the proper
clock values. The resulting circuit layout is shown in Figure 36.





Figure 34 Clock Voltage Shifter Layout
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Figure 35 DCFL Four Phase Clock Generation Circuit Schematic







Figure 37 FDML Inverter Schematic






Figure 39 FDML NOR Gate Schematic
I Fi
Figure 40 FDML NOR Gate Layout
36




Figure 41 FDMVL SEU Test Circuit Schematic
Figure 42 FDML SEU Test Circuit Layout
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FOPI li~o-Floo lost Circuit
Fh@Iguret 43 FD3 FlipFlo Sceai
Figure 44 FDML Flip-Flop Lceayout
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D. COMPLETED CHIP
Figure 45 Completed Chip Layout
33
7/46~
Figure 46 Bonding Diagram for Chip
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V. COMMENTS AND CONCLUSIONS
A. SEU SIMULATION USING HSPICE
The first part of this thesis presented the results of extensive computer simulations
of single event upsets in a gallium arsenide two phase dynamic MESFET logic circuit. In
most cases, HSPICE simulations of the SEUs yielded results that were within an order of
magnitude of those obtained by the laser testing technique.
It was found that the exact point of impact of an ion within the integrated circuit is
as critical as the amount of charge it deposits. A disadvantage of using HSPICE to
simulate SEUs is the inability to model a pulsed, exponential current source at a pinpoint
location. It was therefore determined that HSPICE simulation of GaAs circuits is not
sufficient to characterize their behavior when exposed to ionizing radiation. It could,
however, be used as an estimate of circuit performance prior to fabrication.
B. NEW GAAS CIRCUITS
The second part of this thesis concentrated on the development of GaAs I.C.
topologies which would be less susceptible to SEUs. Two new topologies were
introduced, pseudo complimentary MESFET logic (PCML) and four phase dynamic
MESFET logic.
Of the two new topologies developed, PCML appears to be the most promising.
The two most distinguishing factors of PCML gates over other families of logic are its
anticipated low static power consumption and a low sensitivity to single event upsets.
40
Although the pseudo-complimentary MESFET logic topology is compatible with
the low voltage I.C. standard (3.3 volts), it is apparent that it will operate satisfactorily
even when utilizing a much lower voltage rail.
The use of a lower voltage rail will decrease the amount of current conducted
through the Schottky barrier diodes which are present at the inputs of each logic gate.
The anticipated reduction in power dissipation obtained at lower operating voltages could
lead to an increased number of logic gates per chip due to decreased operating
temperatures. Also, reducing the power rail voltages would not significantly reduce the
operating frequency of the circuits.
C. RECOMMENDATIONS FOR FUTURE
RESEARCH
Future research should include the test and evaluation of the experimental I.C.
developed for this thesis. If the operation of the various topologies introduced show a
significant improvement in SEU tolerance coupled with a low power budget, as predicted,
the implementation of a practical integrated circuit which uses them should be considered.
41
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